List of integrated circuit packaging types

Integrated circuits are put into protective packages to allow easy handling and assembly onto printed circuit boards and to protect the devices from damage. A very large number of different types of package exist. Some package types have standardized dimensions and tolerances, and are registered with trade industry associations such as JEDEC and Pro Electron. Other types are proprietary designations that may be made by only one or two manufacturers. Integrated circuit packaging is the last assembly process before testing and shipping devices to customers.

Occasionally specially-processed integrated circuit dies are prepared for direct connections to a substrate without an intermediate header or carrier. In flip chip systems the IC is connected by solder bumps to a substrate. In beam-lead technology, the metallized pads that would be used for wire bonding connections in a conventional chip are thickened and extended to allow external connections to the circuit. Assemblies using "bare" chips have additional packaging or filling with epoxy to protect the devices from moisture.

Contents

Through-hole

Surface mount

Chip carrier

A chip carrier is a rectangular package with contacts on all four edges. Leaded chip carriers have metal leads wrapped around the edge of the package, in the shape of a letter J. Leadless chip carriers have metal pads on the edges. Chip carrier packages may be made of ceramic or plastic and are usually secured to a printed circuit board by soldering, though sockets can be used for testing.

Pin grid arrays

Flat packages

Small outline packages

Chip-scale packages

Ball grid array

Ball Grid Array (also CBGA, PBGA, FBGA, UFBGA, UBGA, MBGA) [3][1]

Transistor, diode, small pin count IC packages

See also

References

  1. ^ a b c d e f g h i j k l m n "CPU Collection Museum - Chip Package Information". CPU Shack. http://www.cpushack.net/Packages.html. Retrieved 2011-12-15. 
  2. ^ http://www.national.com/ms/PA/PACKING_CONSIDERATIONS__METHODS__MATERIALS_AND_REC.pdf
  3. ^ a b c d e f g h i j k l m n o p q r s t u v w x y z aa ab ac ad ae af ag ah ai aj ak al am "Integrated Circuit, IC Package Types; SOIC. Surface Mount Device Package". Interfacebus.com. http://www.interfacebus.com/Design_Pack_Type_SOIC.html. Retrieved 2011-12-15. 
  4. ^ "National Semiconductor CERPACK Package Products". National.com. http://www.national.com/packaging/parts/CERPACK.html. Retrieved 2011-12-15. 
  5. ^ "National Semiconductor CQGP Package Products". National.com. http://www.national.com/packaging/parts/CQGP.html. Retrieved 2011-12-15. 
  6. ^ "National's LLP Package". National.com. http://www.national.com/analog/packaging/llp. Retrieved 2011-12-15. 
  7. ^ "LTCC Low Temperature Co-fired Ceramic". Minicaps.com. http://www.minicaps.com/ltcc.html. Retrieved 2011-12-15. 
  8. ^ "IEEE Xplore - Performance evaluation of MCM chip-to-chip interconnections using custom I/O buffer designs". Ieeexplore.ieee.org. doi:10.1109/ASIC.1993.410760. http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=410760. Retrieved 2011-12-15. 
  9. ^ "National Semiconductor Launches New Generation of Ultra-Miniature, High Pin-Count Integrated Circuit Packages". National.com. http://www.national.com/news/item/0,1735,1116,00.html. Retrieved 2011-12-15. 
  10. ^ Meyers, Michael; Jernigan, Scott (2004). Mike Meyers' A+ Guide to PC Hardware. The McGraw-Hill Companies. ISBN 9780072231199. http://books.google.com/books?id=mvo5rpAX3RsC&pg=PT94&lpg=PT94&dq=PAC+%22Pin+Array+Cartridge%22&source=bl&ots=RH4pEfj5sr&sig=Ac_FN1bMuT5dOtDyYakJKa7b7AA&hl=en&ei=tmicS4POKIf-sgOk_qm_Aw&sa=X&oi=book_result&ct=result&resnum=10&ved=0CCcQ6AEwCTgU#v=onepage&q=PAC%20%22Pin%20Array%20Cartridge%22&f=false. 
  11. ^ [1]
  12. ^ "Press Releases - Motorola Mobility, Inc". Motorola.com. http://www.motorola.com/mediacenter/news/detail.jsp?globalObjectId=2791_2269_23. Retrieved 2011-12-15. 
  13. ^ "Xilinx new CPLDs with two I/O banks". Eetasia.com. 2004-12-08. http://www.eetasia.com/ART_8800353559_480100_NP_9b8d1426.HTM. Retrieved 2011-12-15. 
  14. ^ "Packages". Chelseatech.com. 2010-11-15. http://www.chelseatech.com/packages.htm. Retrieved 2011-12-15. 
  15. ^ http://cpu.linuxmania.net/liste/cpuinfo/chip-package/SIDEBRAZE_DIP/chip-package-sidebraze.htm
  16. ^ User:Ellustre (2011-12-11). "How to identify chip packages/Small outline package - a great resource for How To's from Wikia". Howto.wikia.com. http://howto.wikia.com/wiki/Howto_identify_chip_packages/Small_outline_package. Retrieved 2011-12-15. 
  17. ^ "CSP - Chip Scale Package". Siliconfareast.com. http://www.siliconfareast.com/csp.htm. Retrieved 2011-12-15. 
  18. ^ a b "Understanding Flip-Chip and Chip-Scale Package Technologies and Their Applications - Maxim". Maxim-ic.com. 2007-04-18. http://www.maxim-ic.com/appnotes.cfm/an_pk/4002. Retrieved 2011-12-15. 
  19. ^ a b "Chip Scale Review Online". Chipscalereview.com. http://www.chipscalereview.com/issues/ES/issues/0301/packagingFoundries.html. Retrieved 2011-12-15. 
  20. ^ "Packaging Technology | National Semiconductor – Package Drawings, Part Marking, Package Codes, LLP, micro SMD, Micro-Array". National.com. http://www.national.com/analog/packaging/appnote_msmd. Retrieved 2011-12-15. 

External links